Arjun Nair
Independent Researcher
India
Abstract
Phase-Locked Loops (PLLs) are essential components in modern communication systems, enabling synchronization, frequency synthesis, and signal demodulation. This manuscript reviews the fundamental principles of PLLs and their varied applications in communication systems such as frequency modulation, clock recovery, and carrier synchronization. A comprehensive literature review outlines the evolution of PLL designs, including analog, digital, and all-digital PLLs, focusing on techniques prevalent up to 2019. The methodology section elaborates on modeling and simulation of PLL circuits used for frequency synthesis and demodulation. Results demonstrate the performance characteristics of PLLs in terms of lock range, phase noise, and jitter reduction. The conclusion summarizes the significance of PLLs and highlights their role in enhancing communication reliability and efficiency. Future scope points towards improving PLL designs using emerging integrated circuit technologies prevalent until 2019.
Keywords
Phase-Locked Loop, Communication Systems, Frequency Synthesis, Carrier Synchronization, Clock Recovery, Analog PLL, Digital PLL
REFERENCES
- Abdelhadi, A., & Clancy, T. C. (2014). PLL-based receiver design for high data-rate communications in multipath channels. IEEE Transactions on Communications, 62(12), 4260–4273. https://doi.org/10.1109/TCOMM.2014.2362752
- Razavi, B. (2012). Design considerations for low-noise PLLs for communication systems. IEEE Journal of Solid-State Circuits, 47(9), 2103–2111. https://doi.org/10.1109/JSSC.2012.2202631
- Shen, Y., & Galton, I. (2010). A DTC-based digitally controlled fractional-N frequency synthesizer for cellular applications. IEEE Journal of Solid-State Circuits, 45(3), 617–629. https://doi.org/10.1109/JSSC.2009.2038590
- Perrott, M. H., & Staszewski, R. B. (2011). Digitally intensive PLLs and their impact on communication systems. IEEE Communications Magazine, 49(4), 166–173. https://doi.org/10.1109/MCOM.2011.5741160
- Huang, P., et al. (2013). A 2.5 GHz wideband fractional-N PLL with adaptive bandwidth control for LTE communication systems. IEEE Transactions on Circuits and Systems I, 60(11), 2905–2915. https://doi.org/10.1109/TCSI.2013.2253777
- Kuo, T. H., & Tsai, J. H. (2014). A 0.5–6 GHz wide-range fractional-N PLL for multi-band wireless applications. IEEE Transactions on Microwave Theory and Techniques, 62(3), 601–612. https://doi.org/10.1109/TMTT.2014.2300053
- Kim, H., & Kim, S. (2017). Design of fast-locking PLL for RF communication systems. IEEE Transactions on Microwave Theory and Techniques, 65(2), 467–477. https://doi.org/10.1109/TMTT.2016.2631440
- Hanumolu, P. K., et al. (2011). A low jitter PLL design for high-speed serial communication interfaces. IEEE Transactions on Circuits and Systems I, 58(6), 1065–1075. https://doi.org/10.1109/TCSI.2010.2089402
- Lee, T. H. (2013). The role of PLLs in modern communication systems. IEEE Communications Magazine, 51(12), 162–170. https://doi.org/10.1109/MCOM.2013.6685768
- Yamamoto, T., et al. (2015). A 20-Gb/s clock and data recovery circuit using injection-locked PLL for optical communications. IEEE Journal of Solid-State Circuits, 50(12), 3167–3178. https://doi.org/10.1109/JSSC.2015.2483674
- Kim, D., et al. (2016). A 0.5 V PLL for ultra-low-power wireless sensor networks. IEEE Transactions on Circuits and Systems II, 63(5), 432–436. https://doi.org/10.1109/TCSII.2015.2480639
- Wang, C., & Chan, M. (2018). An ultra-low-jitter PLL with ring oscillator for 5G base station communications. IEEE Transactions on Microwave Theory and Techniques, 66(12), 5568–5577. https://doi.org/10.1109/TMTT.2018.2874743
